Reversible Denial-of-Service by Locking Gates Insertion for IP Cores Design Protection - Université Jean-Monnet-Saint-Étienne Access content directly
Conference Papers Year : 2015

Reversible Denial-of-Service by Locking Gates Insertion for IP Cores Design Protection

Brice Colombier
David Hely

Abstract

Nowadays, electronics systems design is a complex process. A design-and-reuse model has been adopted, and the vast majority of designers integrates third party intellectual property (IP) cores in their design in order to reduce time to market. Due to their immaterial form and high market value, IP cores are exposed to threats such as cloning and illegal copying. In order to fight these threats, we propose to achieve functional locking, equivalent to a triggerable and reversible denial-of-service. This is done by inserting locking gates at specific locations in the netlist, allowing to force outputs at a fixed value. We developed a new method based on graph exploration techniques for locking gates insertion. It selects candidate nodes ten thousand times faster than state-of-the-art fault analysis-based logic masking techniques. Methods are then compared on ISCAS'85 combinational benchmarks.
Fichier principal
Vignette du fichier
2015_ISVLSI_colombier.pdf (334.86 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

ujm-01180564 , version 1 (28-07-2015)

Identifiers

  • HAL Id : ujm-01180564 , version 1

Cite

Brice Colombier, Lilian Bossuet, David Hely. Reversible Denial-of-Service by Locking Gates Insertion for IP Cores Design Protection. {IEEE} Computer Society Annual Symposium on VLSI, CNRS-LIRMM, France, Jul 2015, Montpellier, France. ⟨ujm-01180564⟩
158 View
386 Download

Share

Gmail Facebook X LinkedIn More