

Process Window Optimizer for pattern based defect prediction on 28nm Metal Layer

P Fanton, R La Greca, V Jain, C Prentice, J-G Simiz, S Hunsche, B

Le-Gratiet, L Depre

► To cite this version:

P Fanton, R La Greca, V Jain, C Prentice, J-G Simiz, et al.. Process Window Optimizer for pattern based defect prediction on 28nm Metal Layer. SPIE Advanced Lithography 2016, Feb 2016, San José, CA, United States. 9778, Proceedings of SPIE. ujm-01272884

HAL Id: ujm-01272884 https://ujm.hal.science/ujm-01272884

Submitted on 17 Feb 2016

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Process Window Optimizer for pattern based defect prediction on 28nm Metal layer

P. Fanton¹, R. La Greca⁴, V. Jain³, C. Prentice⁴, J-G Simiz^{1,2}, S. Hunsche³, B. Le-Gratiet¹, L Depre⁴

¹ STMicroelectronics, 850 rue Jean Monnet, F 38926 Crolles Cedex, France ²LaHC CNRS-UMR 5516, 18 Rue Professeur Benoît Lauras, F-42000 Saint-Étienne, Franc ³ASML US, 390 W Trimble Rd, Jan Jose, CA 95131, United States ⁴ASML SARL, 459 chemin des Fontaines, F-38190 Bernin, France *Contact: pierre.fanton@st.co

Introduction

Traditional computational lithography applications are not directed towards predicting on-wafer performance. Process of record solutions (e-beam and SEM) to find patterning defect locations are not sensitive enough or have low throughput and need improvements in order to be used as systematic defect detection tools. Process Window Optimizer extends the holistic lithography framework towards prediction, detection and verification of on-product patterning defects. The location of these process window limiting "hotspots" are determined using lithography simulations combined with on-product focus measurements and in-line scanner metrology.



Computational full chip defect prediction flow

The first step in the computational defect prediction flow is to find the patterns across the full chip that will limit the process window the most. Next, CD through focus for each hotspot is simulated. From which we generate a ranked hotspot list together with two maps that characterize the product reticle in terms of best focus and depth of focus. The depth of focus of this product is most critical at the top right and center right of the field. These locations also have a higher best focus offset than the rest of the field. Optimizing scanner focus and levelling control to have a positive defocus at these locations would be a way to reduce defectivity.

The next step in the flow is to combine the simulated CD through focus information with the effective focus values at hotspots locations in the hybrid dense focus map (HDFM). Wherever the defect CD for the corresponding wafer location focus fall below a given threshold, the hotspot will be flagged as a predicted defect.



User provided hotspot flow

The user provided hotspot flow starts with the user selecting some known hotspots. These can be sourced from simulation and/or from measurement or empirical methods. For each of the studied hotspots, we measured FEM data using CD-SEM image collection, combined with Hitachi contour extraction and applied ASML CD verification tool to collect data through FEM. The focus offsets from the hybrid dense focus map at each position in the wafer are converted to predicted CD values, per hotspot, using the FEM curve. A hotspot is considered a defect if it falls below the CD defect threshold

In order to generate a significant sample of defects for evaluation purposes this study used an off-focus wafers. A check was done to verify if at the predicted defect locations the SEM revealed a defect or whether no defect was present. On average the -75nm set focus wafer had a higher prediction accuracy since this wafer is exposed more out of focus. This is also dependent of the best focus of each hotspot



Summary

This evaluation has demonstrated the capability of using Process Window Optimizer (PWO) from full chip layout to on-product defect prediction. A computational full chip simulation was combined with on product focus measurements and inline scanner metrology data to predict defect locations. Additionally, user selected hotspots were combined with the hybrid dense focus map and the prediction efficiency of PWO was investigated.

Lithography simulations associated with inline data like dose and focus map is a powerful way to predict patterning issues. PWO demonstrates this and opens a new area for patterning control. PWO will help us to improve our inline defect detection. It will accurately predict defect locations. These locations will be used in our defect detection tool to improve the signal to noise ratio. It will also enable a new way to adjust process within wafer and within field for a given layout. PWO can predict the defect count for several process adjustments and thus help us to find the best within wafer/within field process condition dose/focus to minimize patterning defects