Two IP Protection Schemes for Multi-FPGA Systems - Université Jean-Monnet-Saint-Étienne Access content directly
Conference Papers Year : 2012

Two IP Protection Schemes for Multi-FPGA Systems

Lubos Gaspar
  • Function : Author
  • PersonId : 761653
  • IdRef : 177548894
Viktor Fischer

Abstract

This paper proposes two novel protection schemes for multi-FPGA systems providing high security of IP designs licensed by IP vendors to system integrators and installed remotely in a hostile environment. In the first scheme, these useful properties are achieved by storing two different configuration keys inside an FPGA, while in the second scheme, they are obtained using a hardware white-box cipher for creating a trusted environment. Thanks to the proposed principles, FPGA configurations coming from different IP owners cannot be cloned or reverse-engineered by any involved party, including system integrator and other IP owners. The proposed schemes can be directly implemented in recent FPGAs such as Xilinx Spartan 6 and Virtex 6.
Fichier principal
Vignette du fichier
GGFC_ReConFig12.pdf (164.58 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

ujm-00763142 , version 1 (10-12-2012)

Identifiers

  • HAL Id : ujm-00763142 , version 1

Cite

Lubos Gaspar, Viktor Fischer, Tim Guneysu, Zouha Cherif. Two IP Protection Schemes for Multi-FPGA Systems. ReConFig' 12, Dec 2012, cancun, Mexico. pp.2568809. ⟨ujm-00763142⟩
166 View
412 Download

Share

Gmail Facebook X LinkedIn More